Client's ref.: VITO2-0182 Our ref.: 0608-8614US/final/M.F.Lin/Steve

What is claimed is:

- 1 1. A clock skew indicating apparatus comprising:
- a detection circuit for receiving as input first and
- 3 second clocks and generating as output a compare
- 4 signal; and
- a sampling circuit, according to said compare signal,
- for asserting an output signal indicative of skew
- 7 existing between said first and said second
- 8 clocks.
- 1 2. The apparatus as recited in claim 1 wherein said
- 2 first clock is transmitted with a differential signaling
- 3 scheme.
- 1 3. The apparatus as recited in claim 2 further
- 2 comprising a first differential-to-single-ended converter
- receiving said first clock, for providing said detection
- 4 circuit with a version of said first clock converted into a
- 5 single-ended signaling scheme.
- 1 4. The apparatus as recited in claim 3 wherein said
- e second clock is transmitted with the differential signaling
- 3 scheme.
- 5. The apparatus as recited in claim 4 further
- 2 comprising a second differential-to-single-ended converter
- 3 receiving said second clock, for providing said detection
- circuit with a version of said second clock converted into
- 5 the single-ended signaling scheme.

9

Client's ref.: VIT02-0182 Our ref.: 0608-8614US/final/M.F.Lin/Steve

- 6. The apparatus as recited in claim 1 wherein the width of said compare signal generated by said detection circuit is substantially proportional to an amount of said skew between said first and said second clocks.
- 7. The apparatus as recited in claim 6 wherein said sampling circuit samples said compare signal at a predetermined frequency such that said output signal is set to indicate the amount of said skew between said first and said second clocks.
- 8. The apparatus as recited in claim 7 further comprising a phase-locked loop for providing said sampling circuit with a reference clock running at said predetermined frequency.
- 9. An apparatus for indicating clock skew within integrated circuits (ICs) of a system, comprising:
- a first IC chip operating on a first clock and providing as output said first clock; and
- a second IC chip operating on a second clock, comprising:
- a detection circuit for receiving as input said
 first and said second clocks and generating
 as output a compare signal; and
- a sampling circuit, according to said compare
 signal, for asserting an output signal
 indicative of skew existing between said
 first and said second clocks;

Client's ref.: VITO2-0182 Our ref.: 0608-8614US/final/M.F.Lin/Steve

- wherein the width of said compare signal is
 substantially proportional to an amount of
 said skew between said first and said second
 clocks.
- 1 10. The apparatus as recited in claim 9 wherein said 2 first IC chip comprises:
- a control pin receiving an enable signal external to said first IC chip; and
- an output buffer coupled to receive said first clock,
- for outputting said first clock under control of
- 5 said enable signal.
- 1 11. The apparatus as recited in claim 9 wherein said
- e first clock is transmitted with a differential signaling
- 3 scheme.
- 1 12. The apparatus as recited in claim 11 wherein said
- second IC chip comprises a first differential-to-single-
- 3 ended converter receiving said first clock, for providing
- said detection circuit with a version of said first clock
- 5 converted into a single-ended signaling scheme.
- 1 13. The apparatus as recited in claim 12 wherein said
- 2 second clock is transmitted with the differential signaling
- 3 scheme.
- 1 14. The apparatus as recited in claim 13 wherein said
- second IC chip further comprises a second differential-to-
- 3 single-ended converter receiving said second clock, for
- 4 providing said detection circuit with a version of said

Client's ref.: VITO2-0182 Our ref.: 0608-8614US/final/M.F.Lin/Steve

- 5 second clock converted into the single-ended signaling 6 scheme.
- 1 15. The apparatus as recited in claim 9 wherein said
- 2 sampling circuit samples said compare signal at a
- 3 predetermined frequency such that said output signal is set
- 4 to indicate the amount of said skew between said first and
- 5 said second clocks.

٠ < ٠

- 1 16. The apparatus as recited in claim 15 wherein said
- 2 second IC chip comprises a phase-locked loop for providing
- said sampling circuit with a reference clock running at said
- 4 predetermined frequency.